Duty Cycle Corrector with Sar for Ddr Dram Application
نویسندگان
چکیده
Double Data Rate Dynamic Random Access Memory (DDR DRAM) has become important to develop a low-power high performance DCC(Duty Cycle Corrector) with better duty cycle accuracy. DDR DRAM increases the speed using Successive Approximation Register Duty Cycle Corrector (SAR DCC). The proposed DCC circuit will be implemented in a 0.18um CMOS process. Here, Adjuster circuit delay line is being modified for low frequency. The main objective of this paper is to achieve fast duty correction . The state-ofthe-art DDR DRAM is proposed where a mixed mode DCC. The circuit uses a digital feedback of SAR design process and performance analysis is presented in the paper. The proposed technique will reduce power consumption and speed gets improved in CMOS technology. The entire work can be done by using CADENCE Virtuso.
منابع مشابه
A Wide Range All Digital Feedback Duty Cycle Corrector
This concise presents a Modified Successive Approximation Register (MSAR)-based duty cycle corrector (DCC), which achieves low jitter, fast lock time with an accurate 50% duty cycle correction. This Modified SAR adopts a binary search method to condense lock time while maintaining tight synchronization between effort and production clocks. The projected DCC consists of a duty-cycle detector, a ...
متن کاملPOPeye : A System Analysis Simulator for DRAM Performance Evaluation
− We implemented POPeye (Probe of Performance + eye), a system analysis simulator to evaluate DRAM performance in a personal computer environment. When running any real-life application programs such as Microsoft Office and Paint Shop Pro on Windows OS, POPeye simulates detailed transactions between a CPU and a memory system. Using this tool, we comparatively analyzed the performance of a DDR-S...
متن کاملA comparative performance analysis of a DDR-SDRAM, a D-RDRAM, and a DDR-FCRAM using a POPeye simulator
We implemented POPeye (Probe of Performance + eye), a system analysis simulator to evaluate DRAM performance in a personal computer environment. When running any real-life application programs such as Microsoft Office and Paint Shop Pro on Windows OS, POPeye simulates detailed transactions between a CPU and a memory system. Using this tool, we comparatively analyzed the performance of a DDR-SDR...
متن کاملAll-digital duty-cycle corrector with synchronous and high accuracy output for double date rate synchronous dynamic random-access memory application
متن کامل
A wide-range all-digital duty-cycle corrector with output clock phase alignment in 65nm CMOS technology
A wide-range all-digital duty-cycle corrector (ADDCC) with output clock phase alignment is presented in this paper. The proposed ADDCC can correct the duty-cycle error of the input clock to 50% duty-cycle. The acceptable duty-cycle range and frequency range of input clock is from 20% to 80% and from 250MHz to 1GHz, respectively. The proposed ADDCC is implemented on a standard performance 65 nm ...
متن کامل